Visible to Intel only — GUID: kgw1513216386850
Ixiasoft
1. About the 25G Ethernet Intel FPGA IP
2. Getting Started
3. 25G Ethernet Intel FPGA IP Parameters
4. Functional Description
5. Reset
6. Interfaces and Signal Descriptions
7. Control, Status, and Statistics Register Descriptions
8. Debugging the Link
9. 25G Ethernet Stratix® 10 Intel® FPGA IP User Guide Archives
10. Document Revision History for the 25G Ethernet Stratix® 10 Intel® FPGA IP User Guide
6.1. TX MAC Interface to User Logic
6.2. RX MAC Interface to User Logic
6.3. Transceivers
6.4. Transceiver Reconfiguration Signals
6.5. Avalon® Memory-Mapped Management Interface
6.6. PHY Interface Signals
6.7. 1588 PTP Interface Signals
6.8. Miscellaneous Status and Debug Signals
6.9. Reset Signals
Visible to Intel only — GUID: kgw1513216386850
Ixiasoft
1.3.2. 25G Ethernet Intel FPGA IP Core Device Speed Grade Support
Related Information
1 Only Stratix® 10 devices ending with "VG", VGS3", and "LG" suffixes in the part number are supported.
2 Stratix® 10 devices with both E- and H-tile transceivers are supported. However, the IP core can only utilize the H-tile transceiver.