Visible to Intel only — GUID: joc1432141397303
Ixiasoft
Visible to Intel only — GUID: joc1432141397303
Ixiasoft
1.8. Heterogeneous 3D SiP Transceiver Tiles
Intel® Stratix® 10 MX devices feature power efficient, high bandwidth, low latency transceivers. The transceivers are implemented on heterogeneous 3D System-in-Package (SiP) transceiver tiles, each containing 24 full-duplex transceiver channels. In addition to providing a high-performance transceiver solution to meet current connectivity needs, this allows for future flexibility and scalability as data rates, modulation schemes, and protocol IPs evolve.
Each transceiver tile contains:
- 24 full-duplex transceiver channels (PMA and PCS)
- Reference clock distribution network
- Transmit PLLs
- High-speed clocking and bonding networks
- PCI Express* , 100G Ethernet MAC, 100G Reed-Solomon FEC, and KP-FEC hard IP