Visible to Intel only — GUID: pel1612375875606
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: pel1612375875606
Ixiasoft
2.2.3.2. Home Tab
The Tile Interface Planner Home tab is the default tab that displays the Flow control and an introductory interface planning infographic. There are no controls specific to the Tile Interface Planner Home tab.