Visible to Intel only — GUID: eis1411094249726
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specifying Multi-Dimensional Bus Constraints
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
Visible to Intel only — GUID: eis1411094249726
Ixiasoft
1.1.2.6. Constraining Designs with the Design Partition Planner
The Design Partition Planner allows you to view design connectivity and hierarchy and can assist you in creating effective design partitions.
Additionally, the Design Partition Planner allows you to optimize design performance by isolating and resolving failing paths on a partition-by-partition basis.