Visible to Intel only — GUID: lqh1638309292116
Ixiasoft
2.1. Step 1: Create Simple Flip-Flop Design
2.2. Step 2: Define I/O Delay Chain and Clock Settings
2.3. Step 3: Specify Device Operating Conditions
2.4. Step 4: View IOE Timing Delay with Report Path
2.5. Scripted IOE Information Generation
2.6. Document Revision History for AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs
Visible to Intel only — GUID: lqh1638309292116
Ixiasoft
2.4. Step 4: View IOE Timing Delay with Report Path
Use the Report Path command to generate reports showing IOE timing delay.
Figure 16. Report Path Dialog Box and Node Finder
- In the Timing Analyzer, click Reports > Path Diagnostics > Report Path.
- In the Report Path dialog box, define the target path by selecting the path Targets in the From (…) list using the Node Finder.
- Click OK to generate the report.
The following show examples show IOE delays after running Report Path.