Visible to Intel only — GUID: agb1472260200527
Ixiasoft
2.1. Step 1: Create Simple Flip-Flop Design
2.2. Step 2: Define I/O Delay Chain and Clock Settings
2.3. Step 3: Specify Device Operating Conditions
2.4. Step 4: View IOE Timing Delay with Report Path
2.5. Scripted IOE Information Generation
2.6. Document Revision History for AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs
Visible to Intel only — GUID: agb1472260200527
Ixiasoft
1.1. Step 1: Synthesize a Flip-flop for the Target Intel FPGA Device
Follow these steps to define and synthesize the minimum flip-flop logic to generate initial I/O timing data:
- Create a new project in Intel® Quartus® Prime Pro Edition software version 19.3.
- Click Assignments > Device, specify your target device Family and a Target device. For example, select the AGFA014R24 Intel® Agilex™ FPGA.
- Click File > New and create a Block Diagram/Schematic File.
- To add components to the schematic, click the Symbol Tool button.
Figure 2. Insert Pins and Wires in Block Editor
- Under Name, type DFF, and then click OK. Click in the Block Editor to insert the DFF symbol.
- Repeat 4 through 5 to add an Input_data input pin, Clock input pin, and Output_data output pin.
- To connect the pins to the DFF, click the Orthogonal Node Tool button, and then draw wire lines between the pin and DFF symbol.
Figure 3. DFF with Pin Connections
- To synthesize the DFF, click Processing > Start > Start Analysis & Synthesis. Synthesis generates the minimum design netlist required to obtain I/O timing Data.