AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs

Download PDF
ID 683103
Date 12/09/2021
Public
Document Table of Contents
Document Table of Contents x
1. Generating Initial I/O Timing Data for Intel FPGAs 2. Generating I/O Element Delay Information for Intel FPGAs
1. Generating Initial I/O Timing Data for Intel FPGAs x
1.1. Step 1: Synthesize a Flip-flop for the Target Intel FPGA Device 1.2. Step 2: Define I/O Standard and Pin Locations 1.3. Step 3: Specify Device Operating Conditions 1.4. Step 4: View I/O Timing in Datasheet Report 1.5. Scripted I/O Timing Data Generation
2. Generating I/O Element Delay Information for Intel FPGAs x
2.1. Step 1: Create Simple Flip-Flop Design 2.2. Step 2: Define I/O Delay Chain and Clock Settings 2.3. Step 3: Specify Device Operating Conditions 2.4. Step 4: View IOE Timing Delay with Report Path 2.5. Scripted IOE Information Generation 2.6. Document Revision History for AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs
2.4. Step 4: View IOE Timing Delay with Report Path x
2.4.1. Example 1: Viewing the Input Element Delay in Reports 2.4.2. Example 2: Viewing the Output Element Delay in Reports
1. Generating Initial I/O Timing Data for Intel FPGAs
2. Generating I/O Element Delay Information for Intel FPGAs

1. Generating Initial I/O Timing Data for Intel FPGAs

Updated for:
Intel® Quartus® Prime Design Suite 21.3
This document describes generating initial I/O timing data and I/O element delay information for Intel FPGA devices using the Intel® Quartus® Prime software GUI or Tcl commands.

Initial I/O timing data is useful for early pin planning and PCB design. You can generate initial timing data for the following relevant timing parameters to adjust the design timing budget when considering I/O standards and pin placement.

I/O Timing Parameters
Timing Parameter Description

Input setup time (tSU)

Input hold time (tH)

tSU and tH Timing Parameters 
tSU = 
input pin to input register data delay 
+ input register micro setup time 
- input pin to input register clock delay
tH = 
- input pin to input register data delay 
+ input register micro hold time 
+ input pin to input register clock delay

Clock to output delay (tCO)

tCO Timing Parameters 
tCO = 
+ clock pad to output register delay 
+ output register clock-to-output delay 
+ output register to output pin delay

Generating initial I/O timing information includes the following steps:

Figure 1. I/O Timing Data Generation Flow

Section Content
Step 1: Synthesize a Flip-flop for the Target Intel FPGA Device
Step 2: Define I/O Standard and Pin Locations
Step 3: Specify Device Operating Conditions
Step 4: View I/O Timing in Datasheet Report
Scripted I/O Timing Data Generation

Level Two Title