Visible to Intel only — GUID: ctr1474669795775
Ixiasoft
2.1. Step 1: Create Simple Flip-Flop Design
2.2. Step 2: Define I/O Delay Chain and Clock Settings
2.3. Step 3: Specify Device Operating Conditions
2.4. Step 4: View IOE Timing Delay with Report Path
2.5. Scripted IOE Information Generation
2.6. Document Revision History for AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs
Visible to Intel only — GUID: ctr1474669795775
Ixiasoft
1.4. Step 4: View I/O Timing in Datasheet Report
Generate the Datasheet Report in the Timing Analyzer to view the timing parameter values.
- In the Timing Analyzer, click Reports > Datasheet > Report Datasheet.
- Click OK.
Figure 6. Datasheet Report in Timing AnalyzerThe Setup Times, Hold Times, and Clock to Output Times reports appear under the Datasheet Report folder in the Report pane.
- Click each report to view the Rise and Fall parameter values.
- For a conservative timing approach, specify the maximum absolute value.
Determining I/O Timing Parameters from the Datasheet Report
In the following example Setup Times report, the fall time is greater than the rise time, therefore tSU=tfall .
Figure 7. Setup Times Report
In the following example Hold Times report, the absolute value of the fall time is greater than the absolute value of the rise time, therefore tH=tfall .
Figure 8. Hold Times Report
In the following example Clock to Output Times report, the absolute value of the fall time is greater than the absolute value of the rise time, therefore tCO=tfall .
Figure 9. Clock to Output Times Report