Visible to Intel only — GUID: tth1638309214658
Ixiasoft
2.1. Step 1: Create Simple Flip-Flop Design
2.2. Step 2: Define I/O Delay Chain and Clock Settings
2.3. Step 3: Specify Device Operating Conditions
2.4. Step 4: View IOE Timing Delay with Report Path
2.5. Scripted IOE Information Generation
2.6. Document Revision History for AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs
Visible to Intel only — GUID: tth1638309214658
Ixiasoft
2.3. Step 3: Specify Device Operating Conditions
Follow these steps to set operating conditions in the Timing Analyzer after compilation:
- Under Set Operating Conditions, enable or disable one or more operating condition timing models:
Figure 14. Set Operating Conditions Pane
- In the Tasks pane, click Set Operating Conditions. Specify the desired operating conditions in the Set Operating Conditions dialog box.
Figure 15. Set Operating Conditions Dialog Box