Low Latency 100G Ethernet Intel® FPGA IP Core User Guide: For Stratix® 10 Devices

ID 683100
Date 8/05/2024
Public
Document Table of Contents

7.8.11. Auto Negotiation Status Register 2

This register provides the upper bits of the AN RX Base page received from the link partner.

Offset: 0xC8

Access: RO

Auto Negotiation Status Register 2 Fields

Bit Name Description Access Reset
31:0 lp_base_page_high Link Partner Base Page (upper bits)

[29:5]: Link partner Technology Ability bits

[4:0]: TX Nonce bits

RO 0x0