Visible to Intel only — GUID: nwq1699471768321
Ixiasoft
5.1. GTS CPRI PHY IP Clock Signals
5.2. GTS CPRI PHY IP Reset Signals
5.3. GTS CPRI PHY IP TX MII (64b/66b)
5.4. GTS CPRI PHY IP RX MII (64b/66b)
5.5. GTS CPRI PHY IP Status Interface for 64b/66b Line Rate
5.6. GTS CPRI PHY IP TX Interface (8b/10b)
5.7. GTS CPRI PHY IP RX Interface (8b/10b)
5.8. GTS CPRI PHY IP Status Interface for 8b/10b Line Rate
5.9. GTS CPRI PHY IP Serial Interface
5.10. GTS CPRI PHY Reconfiguration Interface
5.11. GTS CPRI PHY IP Datapath and PMA Avalon Memory-Mapped Interface
Visible to Intel only — GUID: nwq1699471768321
Ixiasoft
7. GTS CPRI PHY Intel FPGA IP User Guide Archives
For the latest and previous versions of this user guide, refer to the GTS CPRI PHY Intel FPGA IP User Guide HTML version. Select the version and click Download. If an IP or software version is not listed, the user guide for the previous IP or software version applies.