MIPI CSI-2 Intel® FPGA IP User Guide

Download PDF
ID 813926
Date 10/07/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the MIPI CSI-2 Intel® FPGA IP 2. MIPI CSI-2 Intel® FPGA IP Interfaces 3. MIPI CSI-2 Intel® FPGA IP Parameters 4. Designing with the MIPI CSI-2 Intel® FPGA IP 5. MIPI CSI-2 Intel® FPGA IP Block Descriptions 6. Registers 7. Document Revision History for MIPI CSI-2 Intel® FPGA IP User Guide
1. About the MIPI CSI-2 Intel® FPGA IP x
1.1. MIPI CSI-2 Intel® FPGA IP Features 1.2. Device Family Support for MIPI CSI-2 Intel® FPGA IP 1.3. Recommended Speed Grades for MIPI CSI-2 IP 1.4. MIPI CSI-2 Intel® FPGA IP Performance and Resources 1.5. Release Information for MIPI CSI-2 Intel® FPGA IP
2. MIPI CSI-2 Intel® FPGA IP Interfaces x
2.1. MIPI CSI-2 Intel® FPGA IP Clocks 2.2. MIPI CSI-2 Intel® FPGA IP Resets 2.3. MIPI CSI-2 Intel® FPGA IP User Interfaces
2.3. MIPI CSI-2 Intel® FPGA IP User Interfaces x
2.3.1. Receiver PPI Signals 2.3.2. Avalon® Memory-Mapped Interface Control Interface Signals 2.3.3. Receiver AXI4-Stream Output Video Interface Signals 2.3.4. Receiver AXI4-Stream Output Passthrough Interface 2.3.5. Transmitter PPI Signals 2.3.6. Transmitter AXI4-Stream Input Video Interface Signals 2.3.7. Transmitter AXI4-Stream Input Passthrough Interface
4. Designing with the MIPI CSI-2 Intel® FPGA IP x
4.1. Generating the MIPI CSI-2 Intel® FPGA IP 4.2. MIPI CSI-2 Intel® FPGA IP Generation Output Quartus® Prime Pro Edition 4.3. MIPI CSI-2 Intel® FPGA IP Systems Integration and Implementation
4.2. MIPI CSI-2 Intel® FPGA IP Generation Output Quartus® Prime Pro Edition x
4.2.1. Files Generated for the MIPI CSI-2 IP and Platform Designer Systems
4.3. MIPI CSI-2 Intel® FPGA IP Systems Integration and Implementation x
4.3.1. D-PHY PPI Clock Frequencies 4.3.2. MIPI CSI-2 Receiver Clock Requirements 4.3.3. MIPI CSI-2 Transmitter Clock Requirements 4.3.4. Required Supporting IP 4.3.5. Limitations and Known Issues 4.3.6. Troubleshooting
5. MIPI CSI-2 Intel® FPGA IP Block Descriptions x
5.1. MIPI CSI-2 Receiver 5.2. MIPI CSI-2 Transmitter
6. Registers x
6.1. CSI-2 Receiver Register Map 6.2. CSI-2 Transmitter Register Map
1. About the MIPI CSI-2 Intel® FPGA IP
2. MIPI CSI-2 Intel® FPGA IP Interfaces
3. MIPI CSI-2 Intel® FPGA IP Parameters
4. Designing with the MIPI CSI-2 Intel® FPGA IP
5. MIPI CSI-2 Intel® FPGA IP Block Descriptions
6. Registers
7. Document Revision History for MIPI CSI-2 Intel® FPGA IP User Guide

2.3.7. Transmitter AXI4-Stream Input Passthrough Interface

This interface carries MIPI CSI-2 packets in the same format as those produced by the CSI-2 receiver output passthrough interface. This interface allows retransmission of received MIPI CSI-2 packets, for example in bridging applications where the IP combines multiple incoming CSI-2 streams into a single outgoing CSI-2 stream.

The IP provides one AXI4-Stream interface per configured virtual channel. When you select multiple interfaces (Number of video streaming interfaces is greater than 1), the IP updates the virtual channel ID in the outgoing packet headers according to the AXI4-Stream channel where the packet is. When you select a single interface, the virtual channel ID in the packet headers passes through unaltered. You can use this configuration either in single-channel systems or where a merged multichannel stream is already formed.

When you select multiple interfaces, the IP multiplexes them at the input. The inputs have no buffering, so your system must consider the periods of backpressure on each channel while the IP processes other channels. For instance, include a FIFO buffer in the pipeline to each channel input.

Table 16.  Transmitter AXI4-Stream Input Passthrough Interface Signals num_VCs indicates the number of virtual channels configured in the IP and channel_width = PPI_data_width × lane_count
Signal Width Direction Description
axi4s_mipi_in_tdata num_VCs × channel_width Input MIPI packet data. VC0 data are placed in the least-significant channel_width bits, with the highest configured VC in the most significant bits.
axi4s_mipi_in_tkeep num_VCs × (channel_width ÷ 8) Input MIPI packet tkeep. VC0 signals are placed in the least-significant channel_width÷8 bits, with the highest configured VC in the most significant bits.
axi4s_mipi_in_tvalid num_VCs Input MIPI packet datavalid. VC0 signals are placed in the least-significant bit, with the highest configured VC in the most significant bit.
axi4s_mipi_in_tuser num_VCs Input

Bit0: AXI4-Stream start of packet

0 = Not start of packet

1 = Start of packet

VC0 signals are placed in the least-significant bit, with the highest configured VC in the most significant bit.
axi4s_mipi_in_tlast num_VCs Input AXI4-Stream end of packet. VC0 signals are placed in the least-significant bit, with the highest configured VC in the most significant bis.
axi4s_mipi_in_tready num_VCs Output AXI4-Stream data ready. VC0 signals are placed in the least-significant bit, with the highest configured VC in the most significant bit.
Level Two Title