Embedded Memory User Guide: Agilex™ 5 FPGAs and SoCs

ID 813901
Date 9/03/2024
Public
Document Table of Contents

4.2.2. Configuration Methods

Table 32.  Configuration MethodsYou can configure and build the FIFO Intel® FPGA IP core with methods shown in the following table.
Method Description
Using the FIFO parameter editor. Altera recommends using this method to build your FIFO Intel® FPGA IP core. It is an efficient way to configure and build the FIFO Intel® FPGA IP core. The FIFO parameter editor provides options that you can easily use to configure the FIFO Intel® FPGA IP core.

You can access the FIFO Intel® FPGA IP core parameter editor in Basic Functions > On Chip Memory > FIFO Intel FPGA IP of the IP catalog.10

Manually instantiating the FIFO Intel® FPGA IP core. Use this method only if you are an expert user. This method requires that you know the detailed specifications of the IP core. You must ensure that the input and output ports used, and the parameter values assigned are valid for the FIFO Intel® FPGA IP core you instantiate for your target device.
10 Do not use dcfifo or scfifo as the entity name for your FIFO Platform Designer system.