Low Latency 40G Ethernet Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs

ID 813654
Date 8/16/2024
Public

2. Design Example Description

The Low Latency 40G Ethernet design example for the Agilex™ 5 devices demonstrates the functions of the Low Latency 40G Ethernet Intel® FPGA IP, with GTS-based transceiver interface compliant with the IEEE 802.3ba standard.

You can generate the design example from the Example Design tab using the Low Latency 40G Ethernet Intel® FPGA IP parameter editor.