Low Latency 40G Ethernet Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs

ID 813654
Date 8/16/2024
Public

3. Document Revision History for the Low Latency 40G Ethernet Intel® FPGA IP Design Example User Guide

Document Version Quartus® Prime Version IP Version Changes
2024.08.16 24.2 3.0.0
  • Updated the instructions in Compiling and Configuring the Design Example in Hardware section.
  • Updated the instructions in Testing the Design Example in Hardware section.
  • Added information about development kit in Hardware and Software Requirements section.
  • Updated Figure: Example Design Tab in the Low Latency 40G Ethernet Intel® FPGA IP Parameter Editor.
2024.04.01 24.1 2.1.0 Initial release.