Visible to Intel only — GUID: qgb1705989862757
Ixiasoft
2.3. Functional Description
The design example consists of various components. The following block diagram shows the design components and the top-level signals of the design example.
Figure 7. Low Latency 40G Ethernet Intel® FPGA IP Design Example Block Diagram