Visible to Intel only — GUID: qhm1683045144929
Ixiasoft
1. About This Document
2. Agilex™ 5 Intel® Simics® Virtual Platforms
3. Agilex™ 5 Universal Virtual Platform Component Intel® Simics® Models
4. Running a Simulation with the Agilex™ 5 HPS Model
5. Supported Use Cases
6. Troubleshooting Issues When Migrating Software from Intel® Simics® to Hardware
A. Document Revision History for Intel Simics Simulator for Intel FPGAs Agilex 5 Virtual Platform User Guide
2.1.3.1. Boot-To-Operating System Prompt
2.1.3.2. Basic Ethernet
2.1.3.3. CPU Power-On and Boot Core Selection
2.1.3.4. Reset Flow
2.1.3.5. General Purpose I/O (GPIO) Loopback
2.1.3.6. USB Disks Hot-Plug Support
2.1.3.7. On-Chip Memory IP FPGA Fabric Example Design
2.1.3.8. FPGA-to-HPS Bridges
2.1.3.9. Exercising Peripheral Subsystem in FPGA Fabric Design
2.1.3.10. USB Controller Host/Device Mode Configuration
2.1.3.11. Agilex™ 5 HPS Component and Stepping Silicon Features Selection
Visible to Intel only — GUID: qhm1683045144929
Ixiasoft
2.1.1.7. System Component
The system component represents the virtual platform complete system. In this virtual platform, it only instantiates the board component. This instantiation is implemented as a Python script named sm_universal_system_comp.py.
The hierarchical name of this component in the virtual platform is system.
Figure 7. System Component Block Diagram