Visible to Intel only — GUID: jly1520309236754
Ixiasoft
Visible to Intel only — GUID: jly1520309236754
Ixiasoft
3.3. Simulating the IP Core
You can simulate your F-Tile 25G Ethernet Intel FPGA IP core variation with the functional simulation model and the testbench generated with the IP core. The functional simulation model is a cycle-accurate model that allows for fast functional simulation of your IP core instance using industry-standard Verilog HDL simulators. You can simulate the Altera-provided testbench or create your own testbench to exercise the IP core functional simulation model.
The functional simulation model and testbench files are generated in project subdirectories. These directories also include scripts to compile and run the design example.