Visible to Intel only — GUID: htl1654045616376
Ixiasoft
1. About the RiscFree* IDE
2. Installation and Setup
3. Getting Started with RiscFree* IDE
4. Debug Setup for Nios® V Processor System
5. Debug Setup for Arm* Hard Processor System
6. Debugging with RiscFree* IDE
7. Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide Archives
8. Document Revision History for the Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide
A. Appendix
Visible to Intel only — GUID: htl1654045616376
Ixiasoft
1.1. Supported Devices
The following devices support Nios® V core debugging:
- Intel® Agilex™
- Intel® Stratix® 10
- Intel® Stratix® V
- Intel® Stratix® IV
- Intel® Arria® 10
- Intel® Arria® II GX
- Intel® Arria® II GZ
- Intel® Arria® V
- Intel® Arria® V GZ
- Intel® Cyclone® 10 GX
- Intel® Cyclone® IV E
- Intel® Cyclone® IV GX
- Intel® Cyclone® V
- Intel® Cyclone® 10 LP
- Intel® MAX® 10
The following devices with SoC feature support Arm* HPS debugging:
- Intel® Agilex™
- Intel® Stratix® 10
- Intel® Arria® 10
- Cyclone® V