Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide

ID 730783
Date 10/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.1. Supported Devices

The following devices support Nios® V core debugging:

  • Intel® Agilex™
  • Intel® Stratix® 10
  • Intel® Stratix® V
  • Intel® Stratix® IV
  • Intel® Arria® 10
  • Intel® Arria® II GX
  • Intel® Arria® II GZ
  • Intel® Arria® V
  • Intel® Arria® V GZ
  • Intel® Cyclone® 10 GX
  • Intel® Cyclone® IV E
  • Intel® Cyclone® IV GX
  • Intel® Cyclone® V
  • Intel® Cyclone® 10 LP
  • Intel® MAX® 10

The following devices with SoC feature support Arm* HPS debugging:

  • Intel® Agilex™
  • Intel® Stratix® 10
  • Intel® Arria® 10
  • Cyclone® V