Visible to Intel only — GUID: xjl1652879790040
Ixiasoft
1. About the RiscFree* IDE
2. Installation and Setup
3. Getting Started with RiscFree* IDE
4. Debug Setup for Nios® V Processor System
5. Debug Setup for Arm* Hard Processor System
6. Debugging with RiscFree* IDE
7. Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide Archives
8. Document Revision History for the Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide
A. Appendix
Visible to Intel only — GUID: xjl1652879790040
Ixiasoft
5.3. Setting Debug Configurations and Downloading Arm* HPS Project Using RiscFree* IDE
To debug the project, follow these steps:
- Right click on the project directory and select Debug > Debug Configurations.
- Select Ashling Arm Hardware Debugging > cortex-a53-sum. Ensure the Project and C/C++ Application match with your project name and your project .elf file respectively.
- Under the Debugger tab, set these settings:
- Debug probe: 1 (USB-Blaster II) — Select the connected device
- Transport type: JTAG
- JTAG/SWD frequency: 16 MHz
- Target device: Agilex
- Core selection: Can select any core between 0 to 3
Figure 10. Debugger Settings for Intel® Agilex™ Arm* Cortex* -A53 CoreNote: The default settings for the current example design in the RiscFree* IDE are configured based on Intel® Agilex™ device.Note:If you are using a different Arm* architecture, select the Arm* GNU debugger (GDB) (select GDB Client Setup > Executable name) manually.
- 64-bit ELFs: ${eclipse_home}/../toolchain/Arm/aarch64-none-elf/bin/aarch64-none-elf-gdb.exe
- 32-bit ELFs: ${eclipse_home}/../toolchain/Arm/arm-none-eabi/bin/arm-none-eabi-gdb.exe
- Click Debug. RiscFree* IDE downloads the program to the target and you can find the console prints as shown in the following diagram.
Figure 11. RiscFree* IDE after Program is Downloaded and System is Ready for Debug
- Refer to the Debugging with RiscFree* IDE section for further debugging.
Related Information