F-Tile Dynamic Reconfiguration Design Example User Guide

ID 710582
Date 8/17/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.2.3. PMA/FEC Direct PHY Multirate Design Example Parameters

Figure 5. PMA/FEC Direct PHY Multirate Example Design Tab
Table 4.  PMA/FEC Direct PHY Multirate Design Example Parameters
Parameters Value Description
Select Protocol/mode

PMA/FEC Direct PHY

Select the IP protocol for dynamic reconfiguration.
Select Base Variant

50G-1

400G-8

Select the configuration of base variant for dynamic reconfiguration.
Example Design Files Simulation

Synthesis

Simulation option generates the testbench and compilation-only project. Synthesis option generates the hardware design example.
Generated File Format Verilog

VHDL

Select the HDL files format. If you select VHDL, you must simulate the testbench with a mixed-language simulator.
Target Development Kit None

Intel Agilex® 7 I-Series Transceiver-SoC Development Kit

Target development kit option specifies the target device used to generate the project.