F-Tile Dynamic Reconfiguration Design Example User Guide

Download PDF
ID 710582
Date 8/17/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Detailed Description for CPRI Multirate Design Example 3. Detailed Description for PMA/FEC Direct PHY Multirate Design Example 4. Detailed Description for Ethernet Multirate Design Example 5. Detailed Description for Ethernet to CPRI Design Example 6. F-Tile Dynamic Reconfiguration Design Example User Guide Archives 7. Document Revision History for F-Tile Dynamic Reconfiguration Design Example User Guide
1. Quick Start Guide x
1.1. Hardware and Software Requirements 1.2. Generating the Design 1.3. Directory Structure 1.4. Compiling the Compilation-Only Project 1.5. Simulating the Design Example Testbench 1.6. Compiling and Configuring the Design Example in Hardware 1.7. Testing the Hardware Design Example
1.2. Generating the Design x
1.2.1. CPRI Multirate Design Example Parameters 1.2.2. Ethernet Multirate Design Example Parameters 1.2.3. PMA/FEC Direct PHY Multirate Design Example Parameters 1.2.4. Ethernet to CPRI Design Example Parameters
2. Detailed Description for CPRI Multirate Design Example x
2.1. CPRI Multirate Design Example: Functional Description 2.2. CPRI Multirate Design Example: Registers
2.1. CPRI Multirate Design Example: Functional Description x
2.1.1. CPRI Multirate Design Example: Simulation Testbench 2.1.2. CPRI Multirate Hardware Design Example 2.1.3. CPRI Multirate Design Example: Reset Scheme
3. Detailed Description for PMA/FEC Direct PHY Multirate Design Example x
3.1. PMA/FEC Direct PHY Multirate Design Example: Functional Description 3.2. PMA/FEC Direct PHY Multirate Design Example: Registers
3.1. PMA/FEC Direct PHY Multirate Design Example: Functional Description x
3.1.1. PMA/FEC Direct PHY Multirate Design Example: Simulation Testbench 3.1.2. PMA/FEC Direct PHY Multirate Hardware Design Example
4. Detailed Description for Ethernet Multirate Design Example x
4.1. Ethernet Multirate Design Example: Functional Description 4.2. Ethernet Multirate Design Example: Registers
4.1. Ethernet Multirate Design Example: Functional Description x
4.1.1. Ethernet Multirate Design Example: Simulation Testbench 4.1.2. Ethernet Multirate Hardware Design Example
5. Detailed Description for Ethernet to CPRI Design Example x
5.1. Ethernet to CPRI Design Example: Functional Description 5.2. Ethernet to CPRI Design Example: Registers
5.1. Ethernet to CPRI Design Example: Functional Description x
5.1.1. Ethernet to CPRI Dynamic Reconfiguration Design Example: Simulation Testbench 5.1.2. Ethernet to CPRI Dynamic Reconfiguration Hardware Design Example
1. Quick Start Guide
2. Detailed Description for CPRI Multirate Design Example
3. Detailed Description for PMA/FEC Direct PHY Multirate Design Example
4. Detailed Description for Ethernet Multirate Design Example
5. Detailed Description for Ethernet to CPRI Design Example
6. F-Tile Dynamic Reconfiguration Design Example User Guide Archives
7. Document Revision History for F-Tile Dynamic Reconfiguration Design Example User Guide

1.3. Directory Structure

The F-Tile Dynamic Reconfiguration design example generates the following files:
Table 6.  Testbench File Descriptions for Design Example
File Names Description
Key Testbench and Simulation Files for CPRI Multirate Designs
<design_example_dir>/example_testbench/basic_avl_tb_top.sv Top-level testbench file. The testbench instantiates the DUT wrapper and runs Verilog HDL tasks to generate and accept packets.
<design_example_dir>/example_testbench/cpriphy_dr_ed_dut_wrapper.sv DUT wrapper that instantiates DUT and other testbench components.
<design_example_dir>/example_testbench/ cpriphy_dr_ed_hw.sv Top hardware design file. This file instantiates the F-Tile Dynamic Reconfiguration Suite Intel FPGA IP, F-Tile Reference and System PLL Clocks Intel FPGA IP, and DUT wrapper.
Key Testbench and Simulation Files for Ethernet Multirate Designs
<design_example_dir>/example_testbench/basic_avl_tb_top.sv Top-level testbench file. The testbench instantiates the DUT wrapper and runs Verilog HDL tasks to generate and accept packets.
<design_example_dir>/example_testbench/ eth_f_hw.sv DUT wrapper that instantiates DUT and other testbench components.
Key Testbench and Simulation Files for PMA/FEC Direct PHY Multirate Designs
<design_example_dir>/example_testbench/top_tst.sv Top-level testbench file. The testbench instantiates the DUT wrapper and runs Verilog HDL tasks to generate and receive PRBS data stream.
<design_example_dir>/example_testbench/dphy_f_hw.sv DUT wrapper that instantiates PMA/FEC Direct PHY Multirate DUT and other testbench components.
Key Testbench and Simulation Files for Ethernet to CPRI Multirate Designs
<design_example_dir>/example_testbench/basic_avl_tb_top.sv Top-level testbench file. The testbench instantiates the DUT wrapper and runs Verilog HDL tasks to generate and accept packets.
<design_example_dir>/example_testbench/eth_cpriphy_f_hw.sv Top wrapper that instantiates Ethernet and CPRI PHY Multirate DUT and other testbench components.
Testbench Scripts for CPRI, Ethernet, PMA/FEC Direct PHY, and Ethernet to CPRI Multirate Designs
<design_example_dir>/example_testbench/run_vsim.do The QuestaSim* script to run the testbench.
<design_example_dir>/example_testbench/run_vcs.sh The VCS* script to run the testbench.
<design_example_dir>/example_testbench/run_vcsmx.sh The VCS* MX script to run the testbench.
<design_example_dir>/example_testbench/ run_xcelium.sh The Xcelium* script to run the testbench.
Table 7.  Hardware Design Example File Descriptions
File Names Description
For CPRI Multirate Designs
<design_example_dir>/hardware_test_design/cpriphy_dr_ed_hw.qpf Intel® Quartus® Prime project file.
<design_example_dir>/hardware_test_design/cpriphy_dr_ed_hw.qsf Intel® Quartus® Prime project settings file.
<design_example_dir>/hardware_test_design/cpriphy_dr_ed_hw.sv Top hardware design file. This file instantiates the F-Tile Dynamic Reconfiguration Suite Intel FPGA IP, F-Tile Reference and System PLL Clocks Intel FPGA IP, and DUT wrapper.
<design_example_dir>/hardware_test_design/cpriphy_dr_ed_dut_wrapper.sv DUT wrapper that instantiates DUT and packet client testbench components.
<design_example_dir>/hardware_test_design/cpriphy_dr_ed_hw.sdc Synopsys Design Constraints files. You can copy and modify this file for your own Intel Agilex® 7 device.
<design_example_dir>/hardware_test_design/hwtest/main_script.tcl Main file for accessing System Console.
<design_example_dir>/hardware_test_design/hwtest/src/parameter.tcl Stores the configurable variables of the test script. JTAG ID, desired dynamic reconfiguration sequences of the test can be modified through the variables in this file.
For Ethernet Multirate Designs
<design_example_dir>/hardware_test_design/eth_f_hw.v Top hardware design file. This file instantiates the F-Tile Dynamic Reconfiguration Suite Intel FPGA IP, F-Tile Reference and System PLL Clocks Intel FPGA IP, and DUT wrapper.
<design_example_dir>/hardware_test_design/eth_f_hw_ip_top.sv DUT wrapper that instantiates DUT and packet client testbench components.

For example, ex_25G_mr, ex_100G_mr, or ex_400G_mr.

<design_example_dir>/hardware_test_design/eth_f_hw.sdc Synopsys Design Constraints files. You can copy and modify this file for your own Intel Agilex® 7 device.
<design_example_dir>/hardware_test_design/hwtest/main_script.tcl Main file for accessing System Console.
<design_example_dir>/hardware_test_design/hwtest/src/parameter.tcl Stores the configurable variables of the test script. JTAG ID, desired dynamic reconfiguration sequences of the test can be modified through the variables in this file.
For PMA/FEC Direct PHY Multirate Designs
<design_example_dir>/hardware_test_design/dphy_f_hw.qpf Intel Quartus Prime project file.
<design_example_dir>/hardware_test_design/dphy_f_hw.qsf Intel Quartus Prime project settings file.
<design_example_dir>/hardware_test_design/dphy_f_hw.sv Top hardware design file. This file instantiates the F-Tile Dynamic Reconfiguration Suite Intel FPGA IP, F-Tile Reference and System PLL Clocks Intel FPGA IP, DUT and Testwrap components.
<design_example_dir>/hardware_test_design/dphy_f_hw.sdc Synopsys Design Constraints files. You can copy and modify this file for your own Intel Agilex® 7 device.
<design_example_dir>/hardware_test_design/hwtest/main_script.tcl Main file for accessing System Console.
<design_example_dir>/hardware_test_design/hwtest/src/parameter.tcl Stores the configurable variables of the test script. JTAG ID, desired dynamic reconfiguration sequences of the test can be modified through the variables in this file.
For Ethernet to CPRI Multirate Designs
<design_example_dir>/hardware_test_design/eth_cpriphy_f_hw.qpf Intel Quartus Prime project file.
<design_example_dir>/hardware_test_design/eth_cpriphy_f_hw.qsf Intel Quartus Prime project settings file.
<design_example_dir>/hardware_test_design/eth_cpriphy_f_hw.sv Top hardware design file. This file instantiates the F-Tile Dynamic Reconfiguration Suite Intel FPGA IP, F-Tile Reference and System PLL Clocks Intel FPGA IP, and DUT wrapper.
<design_example_dir>/hardware_test_design/cpriphy_f_dr_hw.sv DUT wrapper that instantiates F-tile CPRI PHY Multirate Intel FPGA IP
<design_example_dir>/hardware_test_design/eth_f_dr_hw.v DUT wrapper that instantiates F-tile Ethernet Multirate Intel FPGA IP
<design_example_dir>/hardware_test_design/eth_cpriphy_f_hw.sdc Synopsys Design Constraints file. You can copy and modify this file for your own Intel Agilex® 7 device.
<design_example_dir>/hardware_test_design/hwtest/main_script.tcl Main file for accessing System Console.
<design_example_dir>/hardware_test_design/hwtest/src/parameter.tcl Stores the configurable variables of the test script. JTAG ID, desired dynamic reconfiguration sequences of the test can be modified through the variables in this file.
Level Two Title