F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 4/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4.1. IP Parameters

Table 7.  HDMI RX Direction
Parameter Value Description
DIRECTION Receiver Determines the selection for HDMI Simplex RTL
SUPPORT DEEP COLOR
  • 0: No deep color
  • 1: Deep color
Determines if the core can encode deep color formats.
SUPPORT AUXILIARY
  • 0: No AUX
  • 1: AUX
Determines if the auxiliary channel encoding is included.
SUPPORT AUDIO
  • 0: No audio
  • 1: Audio
Determines if the core can encode audio.
PIXELS PER CLOCK 8 Supports 8 symbols per clock for Intel Agilex devices.
SUPPORT FRL 1: Enable For Intel® Agilex™ Devices, only SUPPORT_FRL = 1 is supported
INCLUDE I2C MASTER/SLAVE
  • 0: Disable
  • 1: Enable
Determines if the I2C slave block is included.
INCLUDE EDID RAM
  • 0: Disable
  • 1: Enable
Determines if the EDID RAM block is included.
EDID_RAM_ADDR_WIDTH 8 (Default Value) Log base 2 of the EDID RAM size.
Table 8.  HDMI TX Direction
Parameter Value Description
DIRECTION Transmitter Determines the selection for HDMI Simplex RTL
SUPPORT DEEP COLOR
  • 0: No deep color
  • 1: Deep color
Determines if the core can encode deep color formats.
SUPPORT AUXILIARY
  • 0: No AUX
  • 1: AUX
Determines if the auxiliary channel encoding is included.
SUPPORT AUDIO
  • 0: No audio
  • 1: Audio
Determines if the core can encode audio.
PIXELS PER CLOCK 8 Supports 8 symbols per clock for Intel Agilex devices.
SUPPORT FRL 1: Enable For Agilex Devices, only SUPPORT_FRL = 1 is supported
INCLUDE I2C MASTER/SLAVE
  • 0: Disable
  • 1: Enable
Determines if the I2C slave block is included.