Visible to Intel only — GUID: ixs1548753861118
Ixiasoft
1. Agilex™ 7 FPGA F-Series and I-Series Clocking and PLL Overview
2. F-Series and I-Series Clocking and PLL Architecture and Features
3. F-Series and I-Series Clocking and PLL Design Considerations
4. Clock Control Intel® FPGA IP Core
5. IOPLL Intel® FPGA IP Core
6. IOPLL Reconfig Intel® FPGA IP Core
7. Agilex™ 7 Clocking and PLL User Guide: F-Series and I-Series Archives
8. Document Revision History for the Agilex™ 7 Clocking and PLL User Guide: F-Series and I-Series
2.2.1. PLL Features
2.2.2. PLL Usage
2.2.3. PLL Locations
2.2.4. PLL Architecture
2.2.5. PLL Control Signals
2.2.6. PLL Feedback Modes
2.2.7. Clock Multiplication and Division
2.2.8. Programmable Phase Shift
2.2.9. Programmable Duty Cycle
2.2.10. PLL Cascading
2.2.11. PLL Input Clock Switchover
2.2.12. PLL Reconfiguration and Dynamic Phase Shift
2.2.13. PLL Calibration
3.1. Guidelines: Clock Switchover
3.2. Guidelines: Timing Closure
3.3. Guidelines: Resetting the PLL
3.4. Guidelines: Configuration Constraints
3.5. Guidelines: I/O PLL Reconfiguration
3.6. Clocking Constraints
3.7. IP Core Constraints
3.8. Guideline: Achieving 5% Duty Cycle for fOUT_EXT ≥ 300 MHz Using tx_outclk Port from LVDS SERDES Intel® FPGA IP
6.1. Release Information for IOPLL Reconfig Intel® FPGA IP
6.2. Implementing I/O PLL Reconfiguration in the IOPLL Reconfig IP Core
6.3. IOPLL Reconfig IP Core Reconfiguration Modes
6.4. Avalon® Memory-Mapped Interface Ports in the IOPLL Reconfig IP Core
6.5. Address Bus and Data Bus Settings
6.6. Design Example
Visible to Intel only — GUID: ixs1548753861118
Ixiasoft
5.4.5. IOPLL IP Core Parameters - Advanced Parameters Tab
Parameter | Value | Description |
---|---|---|
Advanced Parameters | — | Displays a table of physical PLL settings that are implemented based on your input. |
I/O bank I/O PLL supports a maximum of 7 output clocks. The IOPLL IP core implements the output clocks using C1 to C7 counters.
Fabric-feeding I/O PLL supports a maximum of 3 output clocks. The IOPLL IP core implements the output clocks using C1 to C3 counters.
Output Clock | C Counter |
---|---|
outclk0 | C1 |
outclk1 | C2 |
outclk2 | C3 |
outclk3 | C4 |
outclk4 | C5 |
outclk5 | C6 |
outclk6 | C7 |