Low Latency E-Tile 40G Ethernet Intel® FPGA IP Design Example User Guide

ID 683747
Date 6/22/2020
Public

A newer version of this document is available. Customers should click here to go to the newest version.

2.5.1. Internal Loopback Test

Run these steps to perform the internal loopback test:
  1. Reset the system.
    sys_reset_digital_analog
  2. Display the clock frequency and PHY status.
    chkphy_status
  3. Turn on the internal loopback test.
    loop_on
  4. Display the clock frequency and PHY status. The rx_clk is set to 312.5 MHz and rx_pcs_ready is set to 1.
    chkphy_status
  5. Start the packet generator.
    start_pkt_gen
  6. Stop the packet generator.
    stop_pkt_gen
  7. Review the number of transmitted and received packets.
    chkmac_stats
  8. Tun off the internal loopback test.
    loop_off