Visible to Intel only — GUID: mab1492613409195
Ixiasoft
3.1. Cyclone® 10 LP EPE - Main Worksheet
3.2. Cyclone® 10 LP EPE - Logic Worksheet
3.3. Cyclone® 10 LP EPE - RAM Worksheet
3.4. Cyclone® 10 LP EPE - DSP Worksheet
3.5. Cyclone® 10 LP EPE - I/O Worksheet
3.6. Cyclone® 10 LP EPE - PLL Worksheet
3.7. Cyclone® 10 LP EPE - Clock Worksheet
3.8. Cyclone® 10 LP EPE - Report Worksheet
3.9. Cyclone® 10 LP EPE - Enpirion Worksheet
3.10. Document Revision History
Visible to Intel only — GUID: mab1492613409195
Ixiasoft
2.3.2.2. Generating the Early Power Estimator (EPE) File
To generate the Early Power Estimator (EPE) file, follow these steps:
- Compile the partial FPGA design in the Quartus® Prime software.
- On the Project menu, click Generate Early Power Estimator File to generate the <revision name> _early_pwr.csv in the Quartus® Prime software.