Visible to Intel only — GUID: suc1427119366697
Ixiasoft
1.1. Boot Process
1.2. Boot Stages
1.3. Boot Devices
1.4. Second-Stage Boot Loader Support Package Generator Tool
1.5. Generating a Boot Loader with an External Flash Boot Device
1.6. Boot and FPGA Configuration
1.7. Boot Debugging
1.8. Appendix A: Building the UEFI Boot Loader
1.9. Revision History for Arria 10 SoC Boot User Guide
Visible to Intel only — GUID: suc1427119366697
Ixiasoft
1.5.1. Prerequisites
For generating a boot loader with SD/MMC, QSPI, and NAND boot flash, the following tools are required:
- Arria® 10 SoC development kit
- SD/MMC, QSPI or NAND boot flash daughter card
- U-boot and Linux source code compatible with the Arria® 10 SoC. The examples in this document use the U-boot source code included with the SoC EDS installation.
- Quartus® Prime 15.0 or later when using the QSPI or SD/MMC as a boot source; Quartus® Prime 16.1 or later when using the NAND flash controller as a boot source
Note: Earlier versions of Quartus® Prime only support the engineering sample (ES) of the Arria® 10 SoC. To ensure that you have production device support, install the latest version of Quartus® Prime for the Arria® 10 SoC.
- FPGA design with proper pin configuration for SD/MMC, QSPI, or NAND flash controller boot. Refer to the RocketBoards.org website for examples of the Golden Hardware Reference Design (GHRD).
- ARM® DS-5 development studio version 5.20.2 or later or GNU debug package