Visible to Intel only — GUID: xzv1596652963571
Ixiasoft
1.1. Directory Structure
1.2. Simulation Design Example Components
1.3. Hardware Design Example Components
1.4. Generating the Design Example
1.5. Simulating the Stratix® 10 LL 40GbE Design Example Testbench
1.6. Compiling and Configuring the Design Example in Hardware
1.7. Testing the Stratix® 10 LL 40GbE Hardware Design Example
Visible to Intel only — GUID: xzv1596652963571
Ixiasoft
3. Ethernet Toolkit Overview
The Ethernet Toolkit is a TCL based debugging tool that allows you to interact with an Ethernet Intel FPGA IP in real time.
Figure 8. Block Diagram of the Ethernet Toolkit
You can use the Ethernet Toolkit with hardware design that has standalone Ethernet IP. You can also use the Ethernet Toolkit with an Quartus® Prime generated Ethernet IP design example.