Visible to Intel only — GUID: ovh1596652713414
Ixiasoft
1.1. Directory Structure
1.2. Simulation Design Example Components
1.3. Hardware Design Example Components
1.4. Generating the Design Example
1.5. Simulating the Stratix® 10 LL 40GbE Design Example Testbench
1.6. Compiling and Configuring the Design Example in Hardware
1.7. Testing the Stratix® 10 LL 40GbE Hardware Design Example
Visible to Intel only — GUID: ovh1596652713414
Ixiasoft
3.1. Features
The Ethernet Toolkit offers the following features when used with hardware design that has standalone Ethernet IP as well as with an Quartus® Prime generated Ethernet IP design example:
- Verifies the status of the Ethernet link.
- Reads and writes to status and configuration registers of the IP.
- Displays the values of TX/RX status and statistics registers.
- Ability to assert and deassert IP resets.
- Verifies the IPs error correction capability.
The Ethernet Toolkit also offers some additional features when used with an Quartus® Prime generated Ethernet IP design example:
- Provides access to the example design packet generator.
- Execute testing procedures to verify the functionality of Ethernet IPs.
- Enable and disable MAC loopback.
- Set source and destination MAC addresses.
Related Information