Nios® V Processor Reference Manual

ID 683632
Date 10/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4.1.2. Debug Mode (D-mode)

The Debug mode (D-mode) is an additional privilege level to support off-chip debugging and manufacturing test.

The core can enter D-mode using any of the following methods:

  • After reset when bit is set in debug CSR.
  • Using debug interrupt.
  • Using EBREAK instruction when bit is set in debug CSR.
  • Using single step.