Visible to Intel only — GUID: sss1409128428577
Ixiasoft
1.5.1. Install the Design Files
1.5.2. Analyze System Requirements
1.5.3. Start the Software and Open the Example Project
1.5.4. Create a New System
1.5.5. Define the System in
1.5.6. Integrate the System into the Project
1.5.7. Download the Hardware Design to the Target FPGA
1.5.8. Develop Software Using the SBT for Eclipse
1.5.9. Run the Program on Target Hardware
1.5.5.1. Specify Target FPGA and Clock Settings
1.5.5.2. Add the On-Chip Memory
1.5.5.3. Add the Processor Core
1.5.5.4. Add the JTAG UART
1.5.5.5. Add the Interval Timer
1.5.5.6. Add the System ID Peripheral
1.5.5.7. Add the PIO
1.5.5.8. Specify Base Addresses and Interrupt Request Priorities
1.5.5.9. Generate the System
Visible to Intel only — GUID: sss1409128428577
Ixiasoft
1.5.5.1. Specify Target FPGA and Clock Settings
To specify target FPGA and clock settings, perform the following steps:
- On the Project Settings tab, select the Device Family that matches the FPGA you are targeting.
If a warning appears stating the selected device family does not match the Quartus project settings, ignore the warning. You specify the device in the Quartus project settings later in this tutorial.
- In the documentation for your board, look up the clock frequency of the oscillator that drives the FPGA.
- On the Clock Settings tab, double-click the clock frequency in the MHz column for clk_0. clk_0 is the default clock input name for the system. The frequency you specify for clk_0 must match the oscillator that drives the FPGA.
- Type the clock frequency and press Enter.
Next, you begin to add hardware components to the system. As you add each component, you configure it appropriately to match the design specifications.
Related Information