AN 717: Nios II Gen2 Hardware Development Tutorial

Download PDF
ID 683615
Date 9/22/2014
Public
Document Table of Contents
Document Table of Contents x
1. Hardware Development Tutorial
1. Hardware Development Tutorial x
1.1. Software and Hardware Requirements 1.2. 1.3. Design Example 1.4. System Development Flow 1.5. Creating the Design Example 1.6. Document Revision History
1.4. System Development Flow x
1.4.1. Analyzing System Requirements 1.4.2. Defining and Generating the System in 1.4.3. Integrating the System into the Project 1.4.4. Developing Software with the Software Build Tools for Eclipse 1.4.5. Running and Debugging Software on the Target Board 1.4.6. Varying the Development Flow
1.5. Creating the Design Example x
1.5.1. Install the Design Files 1.5.2. Analyze System Requirements 1.5.3. Start the Software and Open the Example Project 1.5.4. Create a New System 1.5.5. Define the System in 1.5.6. Integrate the System into the Project 1.5.7. Download the Hardware Design to the Target FPGA 1.5.8. Develop Software Using the SBT for Eclipse 1.5.9. Run the Program on Target Hardware
1.5.5. Define the System in x
1.5.5.1. Specify Target FPGA and Clock Settings 1.5.5.2. Add the On-Chip Memory 1.5.5.3. Add the Processor Core 1.5.5.4. Add the JTAG UART 1.5.5.5. Add the Interval Timer 1.5.5.6. Add the System ID Peripheral 1.5.5.7. Add the PIO 1.5.5.8. Specify Base Addresses and Interrupt Request Priorities 1.5.5.9. Generate the System
1.5.6. Integrate the System into the Project x
1.5.6.1. Instantiate the System Module in the Project 1.5.6.2. Add IP Variation File 1.5.6.3. Assign FPGA Device 1.5.6.4. Assign FPGA Pin Locations 1.5.6.5. Set Timing 1.5.6.6. Compile the Project and Verify Timing
1.5.8. Develop Software Using the SBT for Eclipse x
1.5.8.1. Create a New Application and BSP from Template 1.5.8.2. Compile the Project
1. Hardware Development Tutorial

1.5.6.4. Assign FPGA Pin Locations

Before assigning the FPGA pins, you must know the pin layout for the board. You also must know other requirements for using the board, refer to related information below. To assign the FPGA pin locations, perform the following steps:

  1. On the Processing menu, point to Start, and click Start Analysis & Elaboration to prepare for assigning pin locations.
    The analysis starts by displaying a data not available message and can take several minutes. A confirmation message box appears when analysis and elaboration completes.
  2. Click OK.
  3. On the Assignments menu, click Pin Planner.
    The Pin Planner appears.
  4. In the Node Name column, locate PLD_CLOCKINPUT.
  5. In the PLD_CLOCKINPUT row, double-click in the Location cell to access a list of available pin locations.
  6. Select the appropriate FPGA pin that connects to the oscillator on the board.
    If your design fails to work, recheck your board documentation for this step first.
  7. In the PLD_CLOCKINPUT row, double-click in the I/O Standard cell to access a list of available I/O standards.
  8. Select the appropriate I/O standard that connects to the oscillator on the board.
  9. If you connected the LED pins in the board design schematic, repeat steps 4 to 8 for each of the LED output pins (LEDG[0], LEDG[1], LEDG[2], LEDG[3], LEDG[4], LEDG[5], LEDG[6], LEDG[7]) to assign appropriate pin locations.
  10. On the File menu, click Close to save the assignments.
  11. On the Assignments menu, click Device.
    The Device dialog box appears.
  12. Click Device and Pin Options.
    The Device and Pin Options dialog box appears.
  13. Click the Unused Pins page.
  14. In the Reserve all unused pins list, select As input tri-stated with weak pull-up. With this setting, all unused I/O pins on the FPGA enter a high-impedance state after power-up.
    Unused pins are set as input tri-stated with weak pull-up to remove contention which might damage the board. Depending on the board, you might have to make more assignments for the project to function correctly. You can damage the board if you fail to account for the board design. Consult with the maker of the board for specific contention information.
  15. Click OK to close the Device and Pin Options dialog box.
  16. Click OK to close the Device dialog box.
Related Information
Level Two Title