AN 749: Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report

Download PDF
ID 683478
Date 12/18/2015
Public
Document Table of Contents
Document Table of Contents x
1. Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report
1. Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report x
1.1. Hardware Requirements 1.2. Hardware Setup 1.3. Hardware Checkout Methodology 1.4. JESD204B IP Core and AD9144 Configurations 1.5. Test Results 1.6. Test Results Comments 1.7. Document Revision History
1.3. Hardware Checkout Methodology x
1.3.1. Transmitter Data Link Layer 1.3.2. Transmitter Transport Layer 1.3.3. Scrambling 1.3.4. Deterministic Latency (Subclass 1)
1.3.1. Transmitter Data Link Layer x
1.3.1.1. Code Group Synchronization (CGS) 1.3.1.2. Initial Frame and Lane Synchronization
1. Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report

1.3.3. Scrambling

With descrambler enabled, the transport layer test pattern checker at the DAC JESD core checks the data integrity of the scrambler in the FPGA.

The SignalTap II Logic Analyzer tool monitors the operation of the TX transport layer.

Table 4.  Scrambler Test Cases

Test Case

Objective

Description

Passing Criteria

SCR.1

Check the functionality of the scrambler using PRBS test pattern.

Enable descrambler at the DAC and scrambler at the TX JESD204B IP core.

The signals that are tapped in this test case are similar to test case TL.1.

Check the following error in the AD9144 register:

  • PRBS Error
  • The jesd204_tx_data_ready and jesd204_tx_data_valid signals are asserted.
  • The PRBS Error bit in the AD9144 registers 0x14C and 0x14D are deasserted.The jesd204_tx_int signal is also deasserted.
SCR.2 Verify the data transfer from digital to analog domain.

Enable descrambler at the DAC JESD core and scrambler at the TX JESD204B IP core.

Enable sinewave generator in the FPGA and observe the DAC analog channel output on the oscilloscope. 		A monotone sinewave is observed on the oscilloscope.
Level Two Title