Visible to Intel only — GUID: mhi1464704231206
Ixiasoft
Visible to Intel only — GUID: mhi1464704231206
Ixiasoft
4.2.2.2. eSRAM Usage Model
The eSRAM configuration is deemed static after FPGA configuration. You cannot reconfigure the eSRAM after it enters user mode.
All 8 memory channels have an interface to a shared set of 3 fabric sectors. The fitter chooses which sector interfaces with core logic because not all the sectors are available for each eSRAM.
The reference clock (refclk) is only support LVDS standard. When setting an instance assignment, use the correct standard for refclk. An instance assignment must be set to use the correct standard for refclk:
set_instance_assignment -name IO_STANDARD LVDS -to refclk
Each of the 8 memory channels that make up an eSRAM can power down unused banks. You are responsible for selecting the desired capacity in the eSRAM Intel® FPGA IP as the unused banks are powered down by default.