Visible to Intel only — GUID: juc1707095614720
Ixiasoft
Low Latency Ethernet 10G MAC Intel® FPGA IP v22.2.0
Low Latency Ethernet 10G MAC Intel® FPGA IP v22.0.4
Low Latency Ethernet 10G MAC Intel® FPGA IP v22.0.3
Low Latency Ethernet 10G MAC Intel® FPGA IP v22.0.1
Low Latency Ethernet 10G MAC Intel® FPGA IP v22.0.0
Low Latency Ethernet 10G MAC Intel® FPGA IP v20.1.0
Low Latency Ethernet 10G MAC Intel® FPGA IP v20.0.0
Low Latency Ethernet 10G MAC Intel® FPGA IP v19.3.1
Low Latency Ethernet 10G MAC Intel® FPGA IP v19.3.0
Low Latency Ethernet 10G MAC Intel® FPGA IP v19.2.0
Low Latency Ethernet 10G MAC Intel® FPGA IP v19.1
Low Latency Ethernet 10G MAC Intel® FPGA IP v18.1
Low Latency Ethernet 10G MAC Intel® FPGA IP v18.0
Intel FPGA Low Latency Ethernet 10G MAC IP Core v17.1 Update 1
Intel FPGA Low Latency Ethernet 10G MAC IP Core v17.1
Low Latency Ethernet 10G MAC IP Core v17.0
Low Latency Ethernet 10G MAC IP Core v16.1
Low Latency Ethernet 10G MAC IP Core v16.0
Low Latency Ethernet 10G MAC IP Core v15.1
Low Latency Ethernet 10G MAC IP Core v15.0
Low Latency Ethernet 10G MAC IP Core v14.1
Low Latency Ethernet 10G MAC IP Core v14.0 Arria 10 Edition
Low Latency Ethernet 10G MAC IP Core v14.0
Low Latency Ethernet 10G MAC IP Core v13.1 Arria 10 Edition
Low Latency Ethernet 10G MAC IP Core v13.1
Visible to Intel only — GUID: juc1707095614720
Ixiasoft
Low Latency Ethernet 10G MAC Intel® FPGA IP v22.0.4
Quartus® Prime Version | Description | Impact |
---|---|---|
23.4 | Change in the Clock Controller frequency port for 1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature for Stratix® 10 devices. | In the Clock Controller application, you must set 125MHz frequency to U5, OUT 5 and U5, OUT 8 ports instead of U5, OUT 0 and U5, OUT 8 ports. |