Intel® Quartus® Prime Pro Edition User Guide: Design Compilation
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: mwh1410471197522
Ixiasoft
Visible to Intel only — GUID: mwh1410471197522
Ixiasoft
3.3.2. Use Appropriate Coding Style to Reduce Synthesis Time
If you are trying to infer a large memory block, the software consumes more resources on the FPGA. This can cause routing congestion and increases compilation time significantly. If you see high routing utilization in certain blocks, review the code for such blocks.