External Single-Ended Clock Input SSN Requirements
You can assign ground on the original differential clock pair, when you use the external clock input as a single-ended clock. As shown in the following figure, the differential signal pair in the package, is laid out as differential, with a value of 100 Ω. It ensures that the original differential clock pair has a strong coupling structure.
Intel recommends that you do not assign any other clock signal or normal I/O signal on the original differential clock pair, if you assign an external clock input as a single-ended clock. This signal can cause large coupling noise on the single-ended clock input signal.
Figure 3. Package Design Example for a Differential Clock Input Signal Pair