AN 909: JESD204C Intel® FPGA IP and TI ADC12DJ5200RF Interoperability Report for Intel® Stratix® 10 Devices

Download PDF
ID 683185
Date 6/09/2020
Public
Document Table of Contents
Document Table of Contents x
1. JESD204C Intel® FPGA IP and TI ADC12DJ5200RF Interoperability Report for Intel® Stratix® 10 Devices
1. JESD204C Intel® FPGA IP and TI ADC12DJ5200RF Interoperability Report for Intel® Stratix® 10 Devices x
1.1. Hardware Requirements 1.2. Hardware Setup 1.3. ADC12DJxx00RF EVM Software and JESD204C Example Design Setup 1.4. Hardware Checkout Methodology 1.5. JESD204C Intel® FPGA IP and ADC Configurations 1.6. Test Results 1.7. Test Result Comments 1.8. Document Revision History for AN 909: JESD204C Intel® FPGA IP and TI ADC12DJ5200RF Interoperability Report for Intel® Stratix® 10 Devices 1.9. Appendix
1.4. Hardware Checkout Methodology x
1.4.1. Receiver Data Link Layer 1.4.2. Receiver Transport Layer 1.4.3. Deterministic Latency (Subclass 1)
1.4.1. Receiver Data Link Layer x
1.4.1.1. Sync Header Alignment 1.4.1.2. Extended Multiblock Alignment
1. JESD204C Intel® FPGA IP and TI ADC12DJ5200RF Interoperability Report for Intel® Stratix® 10 Devices

1.4.1.2. Extended Multiblock Alignment

Table 2.  Extended Multiblock Alignment Test Cases
Test Case Objective Description Passing Criteria
EMBA.1 Check if the Extended Multiblock Lock is asserted only after the assertion of Sync Header Lock. The following signals in <ip_variant_name> _base.v are tapped:
  • j204c_rx_emb_lock
  • j204c_rx_sh_lock
  • j204c_rx_int 2
  • The j204c_rx_emb_lock is asserted after assertion of j204c_rx_sh_lock
  • The j204c_rx_int signal is deasserted if there is no error.
EMBA.2 Check if the Extended Multiblock Lock status being stable (after extended multiblock lock or until elastic buffer is released) along with no invalid multiblock. The following signals in <ip_variant_name> _base.v are tapped:
  • j204c_rx_emb_lock
  • j204c_rx_int 2
  • The j204c_rx_emb_lock should remain asserted.
  • The j204c_rx_int signal is deasserted if there is no error.
EMBA.3 Check the lane alignment. The following signals in <ip_variant_name> _base.v are tapped:
  • j204c_rx_dev_lane_align
  • j204c_rx_int 2
  • The j204c_rx_dev_lane_align is asserted after the assertion of j204c_rx_emb_lock and next LEMC event.
  • The j204c_rx_int signal is deasserted if there is no error.
2 The error interrupts that are enabled by default is sufficient for passing criteria.
Level Two Title