F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 10/11/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

A.2.2.2.1. TPH Requester Enhanced Capability Header (Offset 0x0)

Table 131.  TPH Requester Enhanced Capability Header
Bits Register Description Default Value Access
[15:0] PCI Express Extended Capability ID 0x0017 RO
[19:16] Capability Version 0x1 RO
[31:20] Next Capability Pointer: Points to ATS Capability when present, NULL otherwise.

Programmed via Programming Interface.

RO