AN 802: Intel® Stratix® 10 SoC Device Design Guidelines

ID 683117
Date 12/14/2020
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: mur1500404239475

Ixiasoft

Document Table of Contents

4.1.1.1. HPS First and FPGA First Boot Considerations

The Intel® Stratix® 10 SoC device supports two boot and configuration modes. When designing your system, you must choose one of the following boot modes for your application: HPS First and FPGA First.
Note: Faster HPS boot times are possible using HPS First boot mode.

Guideline: HPS First Boot Mode Utilizes Early I/O Release

Follow the guidelines in this document to properly design your board and the SoC device pin out for the HPS SDRAM interface for Early I/O Release.

For more information about the supported boot modes, refer to the Intel® Stratix® 10 SoC Boot User Guide and the "Boot and Configuration" section in the Intel® Stratix® 10 Hard Processor System Technical Reference Manual.