Visible to Intel only — GUID: mwh1409959626975
Ixiasoft
Visible to Intel only — GUID: mwh1409959626975
Ixiasoft
1.6.6.2. Use Separate CRC Blocks Instead of Cascaded Stages
This design is not optimal for FPGA devices. The XOR cancellations that Intel® Quartus® Prime synthesis performs in CRC designs mean that the function does not require all the intermediate calculations to determine the final result. Therefore, forcing the use of intermediate calculations increases the area required to implement the function, as well as increasing the logic depth because of the cascading. It is typically better to create full separate CRC blocks for each data width that you require in the design, and then multiplex them together to choose the appropriate mode at a given time