P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 6/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.4.1. Configuration TLP

The P-Tile IP forwards any received Type0/1 Configuration TLP to the Avalon® -ST RX streaming interface. User’s logic has the responsibility to respond with a Completion TLP with a Completion code of Successful Completion (SC), Unsupported Request (UR), Configuration Request Retry Status (CRS), or Completer Abort (CA).

If a Configuration TLP needs to update a register in the PCIe configuration space in the P-Tile PCIe Hard IP, you need to use the User Avalon® -MM interface.

The application needs to prevent link programming side effects such as writing into low-power states before sending the Completion associated with the request. The application logic can check the TX FIFO empty flag in the tx_cdts_limit_o after the Completion enters the TX streaming interface to confirm that the TLP has been sent. For more details on the User Avalon® -MM interface, refer to the section Hard IP Reconfiguration Interface (User Avalon® -MM Interface).

Figure 13. Configuration TLP Received by P-Tile IP for PCIe Targeting the Hard IP Internal Registers