JESD204 FPGA IP
The JEDEC committee created the JESD204 data converter serial interface standard to standardize and reduce the number of data inputs/outputs between high-speed data converters and other devices, such as FPGAs. The protocol has many advantages, such as simplified layouts, skew management, and deterministic latency.
Pre-Verified and JEDEC Compliant
Altera offers pre-verified JESD204C and JESD204B IPs, which save designers significant development time compared to developing the IP from scratch.
The IPs are compliant with JEDEC specifications, which is crucial for ensuring interoperability and reliability in high-speed data applications.
IP Protocol | Features | Agilex ™ 7 FPGA (E-Tile) | Agilex ™ 7 FPGA (F-Tile) Agilex™ 9 FPGA (F-Tile) |
Agilex™ 5 FPGA E-Series (GTS) Device Group B | Agilex™ 5 FPGA E-Series (GTS) Device Group A | Agilex™ 5 FPGA D-Series (GTS) |
---|---|---|---|---|---|---|
JESD204C | Data Rate | 28.9 Gbps | 32.44032 Gbps | 17.16 Gbps | 28.1 Gbps | |
Lanes | 1-16x | 1-8x | ||||
HIP/SIP | Hard IP (HIP) | Soft IP (SIP) | ||||
Data Modes | Simplex (TX-only, RX-only) Duplex (TX/RX- Shared PHY, Same Data Rates) |
Simplex (TX-only, RX-only) Duplex (TX/RX- Shared PHY, Same Data Rates) Dual Simplex (TX/RX – Independent PHY, Different Data Rates) |
||||
JESD204B | Data Rate | 19.2 Gbps | 20 Gbps | 17.16 Gbps | 19.2 Gbps | 19.2 Gbps |
Lanes | 1-8x | 1-8x | ||||
HIP/SIP | MAC+PHY - Hard IP (HIP) TL- Soft IP (SIP) |
Soft IP (SIP) | ||||
Data Modes | Simplex (TX-only, RX-only) Duplex (TX/RX- Shared PHY, Same Data Rates) |
Simplex (TX-only, RX-only) Duplex (TX/RX- Shared PHY, Same Data Rates) Dual Simplex (TX/RX – Independent PHY, Different Data Rates) |
||||
Note: For detailed IP information check the respective IP user guides in the documentation section. |
IP Protocol | Agilex ™ 7 FPGA (E-Tile) | Agilex ™ 7 FPGA (F-Tile) Agilex™ 9 FPGA (F-Tile) |
---|---|---|
JESD204C | AN 960: Interoperability Report with ADI AD9081 MxFE* ADC | AN 876: Interoperability Report with ADI AD9081 Mx FE* ADC |
AN 976: Interoperability Report with ADI AD9081 MxFE* DAC
|
JESD204 IP Integration Documentation
Related Links
- Wireless Communications
- Air Traffic Control
- Broadcast
- Test and Measurement Equipment
- Medical Imaging
- Device Synchronization
Ordering Codes and Pricing
After you have purchased the license for the JESD204 FPGA IP Suite, you can obtain and manage the license through the Self-Service Licensing Center.
Additional Resources
Find IP
Find the right Altera® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.
IP Base Suite
Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.
Design Examples
Download design examples and reference designs for Altera® FPGA devices.
Contact Sales
Get in touch with sales for your Altera® FPGA product design and acceleration needs.