GTS Serial Lite IV Intel® FPGA IP Design Example User Guide

ID 813973
Date 8/05/2024
Public

3.6. Link Debugging Sequence

The GTS Serial Lite IV IP provides a link debugging sequence for TX and RX that you can use when debugging your design.
Figure 12. TX Link Debugging Flowchart
Table 11.  TX Link Debugging Signals
Signal Location Description
tx_link_up Top-level TX signal The IP asserts this signal to indicate that the initialization sequence is complete and the IP is ready to transmit the data.
tx_pll_locked Top-level PHY signal This active-high signal indicates that the transceivers are locked to the reference clock.
Figure 13. RX Link Debugging Flowchart
Table 12.  RX Link Debugging Signals
Signal Location Description
rx_link_up Top-level RX signal The IP asserts this signal to indicate that the initialization sequence is complete, and the IP is ready to receive data.
phy_rx_pcs_ready[(n*2)-1:0] Top-level PHY signal The IP asserts this signal when RX datapath is ready to receive data.
phy_rx_block_lock[(n*2)-1:0] Top-level PHY signal The IP asserts this signal to indicate the 66b block alignment has completed for the lanes.