Intel® MAX® 10 FPGA (10M08S, 144-EQFP) Evaluation Kit User Guide

Download PDF
ID 812857
Date 1/08/2023
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. Getting Started 3. Board Components 4. Document Revision History for Intel® MAX® 10 FPGA (10M08S, 144-EQFP) Evaluation Kit User Guide A. Additional Information
1. Overview x
1.1. Board Component Blocks 1.2. Supported Items Not Included with the Kit
2. Getting Started x
2.1. Powering the Kit 2.2. Installing the Intel® FPGA Download Cable Driver 2.3. Handling the Kit 2.4. Factory Default Switch and Jumper Settings
3. Board Components x
3.1. Board Overview 3.2. Featured Device: Intel® MAX® 10 FPGA 3.3. Configuration 3.4. Clock Circuitry 3.5. Arduino Connectors 3.6. General User Input/Output 3.7. Power Supply
3.3. Configuration x
3.3.1. FPGA Programming over External Intel® FPGA Download Cable 3.3.2. Configuring the FPGA Using the Intel® Quartus® Prime Programmer 3.3.3. Selecting Internal Configuration Scheme 3.3.4. Generating a .pof File with ICB Settings 3.3.5. Programming Internal Flash Memory
3.4. Clock Circuitry x
3.4.1. General-Purpose Clock
3.6. General User Input/Output x
3.6.1. User-Defined DIP Switch 3.6.2. User-Defined LEDs
3.7. Power Supply x
3.7.1. Power Measurement 3.7.2. Power Distribution System 3.7.3. Temperature Sense
A. Additional Information x
A.1. Safety and Regulatory Information A.2. Compliance Information
A.1. Safety and Regulatory Information x
A.1.1. Safety Warnings A.1.2. Safety Cautions
1. Overview
2. Getting Started
3. Board Components
4. Document Revision History for Intel® MAX® 10 FPGA (10M08S, 144-EQFP) Evaluation Kit User Guide
A. Additional Information

3.5. Arduino Connectors

Arduino connectors J3, J4, and J5 connect to the Intel® MAX® 10 FPGA. Any analog inputs signals sourced through the Arduino header J4 are first filtered by the evaluation boards op-amp based circuit. This circuit scales the maximum allowable voltage per the Arduino specification (5.0 V) to the maximum allowable voltage per the Intel® MAX® 10 FPGA ADC IP block (2.5 V).

You can download an example design with pin locations and assignments completed according to the following table from the FPGA Design Store. In the Intel® MAX® 10 FPGA Evaluation Kit, under Design Examples, click Intel® MAX® 10 Evaluation Kit Baseline Pinout.

Table 6.  Arduino Connector Pin Assignments, Signal Names and Functions
Board Reference Schematic Signal Name Intel® MAX® 10 FPGA Device Pin Number Description
J3.1 ANALOG_VREF 5 Arduino analog Vref input
J3.2 GND — Arduino GND input
J3.3 ARDUINO_IO13 70 Arduino digital I/O input to FPGA
J3.4 ARDUINO_IO12 69 Arduino digital I/O input to FPGA
J3.5 ARDUINO_IO11 66 Arduino digital I/O input to FPGA
J3.6 ARDUINO_IO10 65 Arduino digital I/O input to FPGA
J3.7 ARDUINO_IO9 64 Arduino digital I/O input to FPGA
J3.8 ARDUINO_IO8 62 Arduino digital I/O input to FPGA
J4.1 ARDUINO_A0 6 Arduino analog channel input through the op-amp filter circuit to the FPGA ADC IP input channel ADCIN1
J4.2 ARDUINO_A1 7 Arduino analog channel input through the op-amp filter circuit to the FPGA ADC IP input channel ADC1IN2
J4.3 ARDUINO_A2 8 Arduino analog channel input through the op-amp filter circuit to the FPGA ADC IP input channel ADC1IN3
J4.4 ARDUINO_A3 10 Arduino analog channel input through the op-amp filter circuit to the FPGA ADC IP input channel ADC1IN4
J4.5 ARDUINO_A4 11 Arduino analog channel input through the op-amp filter circuit to the FPGA ADC IP input channel ADC1IN5
J4.6 ARDUINO_A5 12 Arduino analog channel input through the op-amp filter circuit to the FPGA ADC IP input channel ADC1IN6
J4.7 ARDUINO_A6 13 Arduino analog channel input through the op-amp filter circuit to the FPGA ADC IP input channel ADC1IN7
J4.8 ARDUINO_A7 14 Arduino analog channel input through the op-amp filter circuit to the FPGA ADC IP input channel ADC1IN8
J5.1 ARDUINO_IO7 86 Arduino digital I/O input to FPGA
J5.2 ARDUINO_IO6 84 Arduino digital I/O input to FPGA
J5.3 ARDUINO_IO5 81 Arduino digital I/O input to FPGA
J5.4 ARDUINO_IO4 79 Arduino digital I/O input to FPGA
J5.5 ARDUINO_IO3 77 Arduino digital I/O input to FPGA
J5.6 ARDUINO_IO2 76 Arduino digital I/O input to FPGA
J5.7 ARDUINO_IO1 75 Arduino digital I/O input to FPGA
J5.8 ARDUINO_IO0 74 Arduino digital I/O input to FPGA
Related Information
Level Two Title