Ethernet Subsystem Intel® FPGA IP User Guide

Download PDF
ID 773413
Date 9/16/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Introduction 2. Feature Description 3. Ethernet Subsystem Parameters 4. Subsystem IP Blocks 5. Interfaces and Signals 6. Recommended Clock Connections 7. Register Descriptions 8. Ethernet SS IP Example Design 9. Document Revision History for the Ethernet Subsystem Intel FPGA IP User Guide
1. Introduction x
1.1. Supported Features 1.2. Device Family Support 1.3. Release Information 1.4. Resource Utilization 1.5. Getting Started
2. Feature Description x
2.1. Ethernet Subsystem Intel FPGA IP Overview 2.2. Supported Features
3. Ethernet Subsystem Parameters x
3.1. Parameter Editor Parameters 3.2. E-Tile Port Enablement Guidelines and Restrictions 3.3. F-Tile Ethernet Port to PMA Channel Mapping 3.4. Analog Parameter Options
4. Subsystem IP Blocks x
4.1. AXI Stream Bridge 4.2. CSR Address Decoder 4.3. Subsystem Abstraction Layer (SAL) 4.4. Dynamic Reconfiguration Extension Subsystem 4.5. IEEE 1588v2 PTP 4.6. Auto-Negotation and Link Training 4.7. Priority Flow Control
4.3. Subsystem Abstraction Layer (SAL) x
4.3.1. Subsystem Abstraction Layer (SAL) Commands
4.3.1. Subsystem Abstraction Layer (SAL) Commands x
4.3.1.1. NOP(0x0) 4.3.1.2. get_hssi_profile for E-Tile 4.3.1.3. get_hssi_profile for F-Tile 4.3.1.4. set_hssi_profile for E-Tile 4.3.1.5. set_hssi_profile for F-Tile 4.3.1.6. read_MAC_statistic 4.3.1.7. get_mtu 4.3.1.8. set_csr for E-Tile 4.3.1.9. set_csr for F-Tile 4.3.1.10. get_csr for E-Tile 4.3.1.11. get_csr for F-Tile 4.3.1.12. enable_loopback for E-Tile 4.3.1.13. enable_loopback for F-Tile 4.3.1.14. disable_loopback for E-Tile 4.3.1.15. disable_loopback for F-Tile 4.3.1.16. Reset MAC Statistics 4.3.1.17. set_mtu for F-Tile 4.3.1.18. Ncsi_get_link_status 4.3.1.19. Reserved 4.3.1.20. firmware_version (0xFF)
4.5. IEEE 1588v2 PTP x
4.5.1. TX PTP Classifier
5. Interfaces and Signals x
5.1. AXI4 Interfaces 5.2. Serial Interface 5.3. Clocks 5.4. Resets
5.1. AXI4 Interfaces x
5.1.1. AXI-Lite CSR 5.1.2. AXI-ST Client Interface 5.1.3. AXI-ST PHY Direct 5.1.4. AXI-ST PTP 5.1.5. Flow Control
6. Recommended Clock Connections x
6.1. Driving Multiple Ports with the Same Clock 6.2. Clock Connections for MAC Asynchronous Client FIFO 6.3. F-Tile Clock Connections for PTP Synchronous and Asynchronous cases 6.4. Clock Connections for SyncE Operation on E-Tile 6.5. Clock Connections for SyncE Operation on F-Tile 6.6. F-Tile PMA and FEC Direct PHY IP Clock Output
7. Register Descriptions x
7.1. Subsystem Registers 7.2. Port Registers 7.3. F-Tile Address Maps 7.4. F-Tile ANLT Port Register Map 7.5. F-Tile PTP Tile Adapter Register Map 7.6. F-Tile DR Controller Register Map
7.1. Subsystem Registers x
7.1.1. Device Feature Header Lo 7.1.2. Device Feature Header Hi 7.1.3. Feature GUID_L 7.1.4. Feature GUID_H 7.1.5. Feature CSR ADDR 7.1.6. Feature CSR Size Group 7.1.7. Version 7.1.8. Feature List 7.1.9. Interface Attribute Port X Parameters 7.1.10. HSSI Command/Status 7.1.11. HSSI Control/Address 7.1.12. HSSI Read Data 7.1.13. HSSI Write Data 7.1.14. HSSI Ethernet Port X Status 7.1.15. Priority Flow Control 7.1.16. Priority Flow Control TX Queue Statistics 7.1.17. Priority Flow Control RX Queue Statistics 7.1.18. Priority Flow Control TX Queue Threshold 7.1.19. Priority Flow Control RX Queue Threshold 7.1.20. F-Tile DR Controller Status
7.2. Port Registers x
7.2.1. PTP Packet Classifier Registers
7.2.1. PTP Packet Classifier Registers x
7.2.1.1. Recognized and Unrecognized Packet Counters 7.2.1.2. Parse Graph Specific Packet Counters
8. Ethernet SS IP Example Design x
8.1. Steps to Generate the Example Design 8.2. Supported Simulators 8.3. Running the Simulation Tests 8.4. Running the Hardware Tests
8.3. Running the Simulation Tests x
8.3.1. Steps to Simulate the Design Example
8.4. Running the Hardware Tests x
8.4.1. Supported Boards 8.4.2. Steps to Compile the Design Example for Hardware 8.4.3. Steps to Run the Design Example on Hardware
8.4.2. Steps to Compile the Design Example for Hardware x
8.4.2.1. Steps to generate Routing Delay for PTP Enabled Designs
1. Introduction
2. Feature Description
3. Ethernet Subsystem Parameters
4. Subsystem IP Blocks
5. Interfaces and Signals
6. Recommended Clock Connections
7. Register Descriptions
8. Ethernet SS IP Example Design
9. Document Revision History for the Ethernet Subsystem Intel FPGA IP User Guide

3.4. Analog Parameter Options

Ethernet Subsystem analog parameter settings are used to tune the analog functions in the FGT and FHT PMAs while designing high-speed serial protocol solutions. You can use this feature to compensate for signal losses for high data rate communication.

Until the Quartus® Prime Pro Edition software release 24.1, you had to set the analog parameters in the Ethernet Subsystem Intel® FPGA IP using .qsf assignments for your design. If you did not provide these settings in the design .qsf file, then the Quartus® Prime Pro Edition software would select a valid value during Support-Logic Generation that may not be the most appropriate for your board. The Quartus® Prime Pro Edition software would also generate a critical warning to remind you to set the parameters in your design .qsf file.

To ensure consistency and ease of use, beginning in Quartus® Prime Pro Edition software release 24.2, these settings are available in the Analog Parameters tab of the Ethernet Subsystem Intel® FPGA IP GUI.
Note: The design level HSSI_PARAMETER settings in the .qsf file take precedence over the Analog Parameters GUI settings.
Figure 4. Analog Parameter Options for FGT PMA in Parameter Editor
Table 14.  FGT TX Equalization (EQ) Analog Parameter Options
Parameter Range Description
FGT TXEQ Post Tap 1, 1.0 step size 0 to 19 Options for FGT TX EQ Post Tap 1, in 1.0 step size increments. Default value is 0.
FGT TXEQ Main Tap, 1.0 step size 0 to 55 Options for FGT TX EQ Main Tap, in 1.0 step size increments. Default value is 35.
FGT TXEQ Pre Tap 1, 1.0 step size 0 to 15 Options for FGT TX EQ Pre Tap 1, in 1.0 step size increments. Default value is 5.
FGT TXEQ Pre Tap 2, 1.0 step size 0 to 7

Options for FGT TX EQ Pre Tap 2, in 1.0 step size increments. Default value is 0.

Table 15.  FGT RX Analog Parameter Options
Parameter Range Description
Select FGT RX Onchip Termination RX_ONCHIP_TERMINATION_R_1(85 Ohms)

RX_ONCHIP_TERMINATION_R_2(100 ohms)

Selects FGT RX termination resistor setting. Default value is RX_ONCHIP_TERMINATION_R_1(85 Ohms).
Enable FGT RX AC Couple DISABLE

ENABLE

Enable RX external AC coupling setting. Default value is ENABLE.
Enable FGT VSR mode VSR_MODE_LOW_LOSS

VSR_MODE_HIGH_LOSS

VSR_MODE_DISABLE

Enable VSR mode setting. Default value is VSR_MODE_DISABLE.
Figure 5. Analog Parameter Options for FHT PMA in Parameter Editor
Table 16.  FHT TX Analog Parameter Options
Parameter Values Description
Enable FHT TX P&N Invert Disabled

Enabled

Enable FHT TX P and N inversion. Default value is Disabled.
Enable FHT TXOUT Tristate Disabled

Enabled

Enable tristate on FHT TX serial outputs. Default value is Disabled.
Select FHT TX Termination TXTERM_OFFSET_P0(90 Ohms)

TXTERM_OFFSET_M1(96.8 Ohms)

Selects FHT TX termination resistor setting. Default value is TXTERM_OFFSET_P0(90 Ohms).
Table 17.  FHT TX Equalization (EQ) Analog Parameter Options
Parameter Values Description

Post-Cursor 4, 0.25 step size

-8.0 to +7.75 FHT post tap 4 coefficients, 0.25 step size. Default value is 0.0.
Post-Cursor 3, 0.25 step size -8.0 to +7.75 FHT post tap 3 coefficients, 0.25 step size. Default value is 0.0.
Post-Cursor 2, 0.25 step size -8.0 to +7.75 FHT post tap 2 coefficients, 0.25 step size. Default value is 0.0.
Post-Cursor 1, 0.5 step size -16.0 to +15.5 FHT post tap 1 coefficient, 0.5 step size. Default value is 0.0.
Main-Cursor,0.5 step size 0.0 to 41.5 FHT main tap coefficient, 0.5 step size. Default value is 41.5.
Pre-Cursor 1,0.5 step size -16.0 to +15.5 FHT pre tap 1 coefficient, 0.5 step size. Default value is 0.0.
Pre-Cursor 2,0.25 step size -8.0 to +7.75 FHT pre tap 2 coefficients, 0.25 step size. Default value is 0.0.
Pre-Cursor 3,0.25 step size -8.0 to +7.75 FHT pre tap 3 coefficients, 0.25 step size. Default value is 0.0.
Table 18.  FHT RX Analog Parameter Options
Parameter Values Description
Select FHT RX Termination RXTERM_OFFSET_P0(90 Ohms)

RXTERM_OFFSET_P2(94.6 Ohms)

RXTERM_OFFSET_P3(97.7 Ohms)

RXTERM_OFFSET_P4(100 Ohms)

RXTERM_OFFSET_P5(102.3 Ohms)

RXTERM_OFFSET_P6(105.4 Ohms)

RXTERM_OFFSET_P7(107.7 Ohms)

RXTERM_OFFSET_P8(110 Ohms)

RXTERM_OFFSET_M4(80.8 Ohms)

RXTERM_OFFSET_M5(83.1 Ohms)

RXTERM_OFFSET_M6(85.4 Ohms)

RXTERM_OFFSET_M7(87.7 Ohms)

Selects FHT RX termination resistor setting. Default value is RXTERM_OFFSET_P0(90 Ohms).
Select FHT RX external AC Cap EXTERNAL_AC_CAP_ENABLE

EXTERNAL_AC_CAP_DISABLE

Enable external AC coupling capacitance. Default value is EXTERNAL_AC_CAP_ENABLE.
Enable FHT RX P&N Invert Disabled

Enabled

Enable FHT RX P and N inversion. Default value is Disabled.
Level Two Title