Parameterizable Macros for Intel FPGAs User Guide

ID 772350
Date 4/17/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

4.1. Simple Dual-Port RAM

In Simple Dual-Port RAM mode, Port A and Port B are available with two address ports (one at Port A and one at Port B) and one data output port (only at Port B). Port A is the write port that performs write operation according to the write address. Port B is the read port that performs read operation according to the read address and outputs the data.
Figure 2. Simple Dual-Port RAM Block Diagram