Visible to Intel only — GUID: bic1685469266875
Ixiasoft
2.1. System Architecture
2.2. Data Path Between Ethernet MAC and MACsec
2.3. Data Path Between MACsec and MCDMA
2.4. Data Path Between MACsec and Packet Generator/Checker (Packet Client)
2.5. Data Path Illustrations
2.6. Interrupts
2.7. Packet FIFO
2.8. AXI-ST Rate Controller
2.9. Error Handling
2.10. Top Level Signals
6.5.1.1. MACsec Reset Sequence
6.5.1.2. TX Configuration Sequence
6.5.1.3. RX Configuration Sequence
6.5.1.4. TX Rekeying Sequence
6.5.1.5. RX Rekeying Sequence
6.5.1.6. Cut Through/Store Forward Mode
6.5.1.7. User Single/Multi Port Settings
6.5.1.8. Encrypt/Decrypt Port
6.5.1.9. Port Priority
6.5.1.10. Interrupt Generation and Register
6.6.1. macsec_initilize
6.6.2. macsec_get_attributes
6.6.3. macsec_get_sa_attributes
6.6.4. macsec_set_attributes
6.6.5. macsec_set_sa_attributes
6.6.6. macsec_read_register
6.6.7. macsec_write_register
6.6.8. macsec_set_port_configuration
6.6.9. macsec_rate_configuration
6.6.10. macsec_single_or_multi_port
6.6.11. macsec_crypto_mode
6.6.12. macsec_port_priority
6.6.13. macsec_register_isr
7.1. Software Requirements
7.2. Obtaining the Reference Design
7.3. Reference Design Directory Structure
7.4. Simulation Command Arguments
7.5. Simulation Test Cases
7.6. Complete Simulation Command
7.7. Simulation Requirements
7.8. Running Non-UVM Simulation
7.9. Running UVM Simulation
7.10. Building, Installing, and Running the Software
7.11. Building the Hardware Design
Visible to Intel only — GUID: bic1685469266875
Ixiasoft
7.9. Running UVM Simulation
Follow these steps to run Synopsys UVM simulation. These steps are only applicable if your Synopsys simulator supports UVM simulation.
- Before running the steps below, you must follow steps 1-4 of the Running Verilog Simulation section.
- Go to $SRD_ROOTDIR/verification/testbench.
- Run the makefile for your corresponding design.
- For E-tile: make -f Makefile.mk cmplib
- For F-tile: make -f Makefile.mk cmplib MACSEC_SRD_FTILE=1
- Run the following simulation command for your corresponding design. The simulation is run using a Makefile. Refer to the following for some example commands and explanation of Makefile targets, options, and behaviors.
Example commands:
- For E-tile:
- To build and run in a single step for a 25G design:
make -f Makefile.mk build run TESTNAME=macsec_srd_csr_hw_rst_test DUMP=1 25G=1
- To build and run in a single step for a 100G design:
make -f Makefile.mk build ru TESTNAME=macsec_srd_csr_hw_rst_test DUMP=1
- To build and run in a single step for a 25G design:
- For F-tile:
- To build and run in a single step for a 25G design:
make -f Makefile.mk build run TESTNAME=macsec_srd_csr_hw_rst_test DUMP=1 25G=1 MACSEC_SRD_FTILE=1
- To build and run in a single step for a 100G design:
make -f Makefile.mk build ru TESTNAME=macsec_srd_csr_hw_rst_test DUMP=1 MACSEC_SRD_FTILE=1
- To build and run in a single step for a 25G design:
Makefile Tasks | Options |
---|---|
Makefile targets for running tests |
|
Makefile target options |
|
Running build and make targets in a single step with DUMP=1 enables waveform dump generation.
To avoid waveform dump generation, you can call the "make targets" separately. For example, for a 25G design:
make -f Makefile.mk build DUMP=1 25G=1 make -f Makefile.mk run TESTNAME=macsec_srd_csr_hw_rst_test
You can also add DUMP=1 to run target if you desire waveform dumping.