Triple-Speed Ethernet Agilex® 7 FPGA IP Design Example User Guide

ID 741330
Date 10/07/2024
Public

3. Triple-Speed Ethernet Agilex™ 7 FPGA IP Design Example User Guide Archive

For the latest and previous versions of this user guide, refer to Triple-Speed Ethernet Agilex 7 FPGA IP Design Example User Guide. If an IP or software version is not listed, the user guide for the previous IP or software version applies.

IP versions are the same as the Quartus® Prime Design Suite software versions up to v19.1. From Quartus® Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.