F-Tile JESD204B Intel® FPGA IP Design Example User Guide

Download PDF
ID 729497
Date 10/02/2023
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile JESD204B Intel Agilex® 7 FPGA IP Design Example User Guide 2. F-Tile JESD204B Intel® FPGA IP Design Example Quick Start Guide 3. Detailed Description for the F-Tile JESD204B Design Example 4. Document Revision History for the F-Tile JESD204B Intel® FPGA IP Design Example User Guide
2. F-Tile JESD204B Intel® FPGA IP Design Example Quick Start Guide x
2.1. Design Example Block Diagram 2.2. Software Requirements 2.3. Generating the Design 2.4. Simulating the Design Example Testbench 2.5. Compiling the Design Example 2.6. Compiling and Testing the Design
2.3. Generating the Design x
2.3.1. Design Example Parameters 2.3.2. Directory Structure
2.4. Simulating the Design Example Testbench x
2.4.1. Simulation Testbench
3. Detailed Description for the F-Tile JESD204B Design Example x
3.1. Supported Configurations 3.2. System Components 3.3. Design Example Clock and Reset 3.4. Design Example Signals 3.5. F-Tile JESD204B Design Example Status and Control Registers 3.6. Hardware Test for System Console Control Design Example
3.2. System Components x
3.2.1. JESD204B Subsystem in Platform Designer 3.2.2. Parallel I/O Core 3.2.3. Core PLL 3.2.4. SPI Master 3.2.5. Transport Layer 3.2.6. Test Pattern Generator 3.2.7. Test Pattern Checker
3.6. Hardware Test for System Console Control Design Example x
3.6.1. Board Connectivity
1. About the F-Tile JESD204B Intel Agilex® 7 FPGA IP Design Example User Guide
2. F-Tile JESD204B Intel® FPGA IP Design Example Quick Start Guide
3. Detailed Description for the F-Tile JESD204B Design Example
4. Document Revision History for the F-Tile JESD204B Intel® FPGA IP Design Example User Guide

3.1. Supported Configurations

The design examples only support a limited set of F-Tile JESD204B IP parameter configurations. The IP parameter editor allows you to generate a design example only if the parameter configurations matches those in the following tables.
Note: If you cannot generate a design example that fully matches your desired parameter settings, choose the closest allowable parameter values for the generation. Modify the post-generated design parameters manually in the Intel® Quartus® Prime software to match your desire parameter settings. Refer to the F-Tile JESD204B Intel® FPGA IP User Guide for more details on the rules and ranges that govern each IP and transport layer parameter.
Table 9.  Supported F-Tile JESD204B IP Parameter Configurations (L, M, F Values)
L M F
1 1 2
1 1 3
1 1 4
1 1 8
1 2 3
1 2 4
1 2 8
1 4 8
2 1 1
2 1 2
2 1 3
2 1 4
2 1 8
2 2 2
2 2 3
2 2 4
2 2 8
2 4 3
2 4 4
2 4 8
2 8 8
4 1 1
4 1 2
4 1 3
4 1 4
4 16 8
4 2 1
4 2 2
4 2 3
4 2 4
4 2 8
4 4 2
4 4 3
4 4 4
4 4 8
4 8 3
4 8 4
4 8 8
6 1 1
6 3 1
8 1 1
8 1 2
8 16 3
8 16 4
8 16 8
8 2 1
8 2 2
8 2 3
8 2 4
8 2 8
8 32 8
8 4 1
8 4 2
8 4 3
8 4 4
8 4 8
8 8 2
8 8 3
8 8 4
8 8 8
Table 10.  Supported F-Tile JESD204B IP Parameter ConfigurationsTable lists the parameters for the F-Tile JESD204B IP. The F-Tile JESD204B IP parameters are governed by various rules and ranges that are described in the F-Tile JESD204B Intel® FPGA IP User Guide. Refer to the F-Tile JESD204B Intel® FPGA IP User Guide for more details on the legal parameter values. The value ranges given below should be considered as a subset of the allowable values described in the F-Tile JESD204B Intel® FPGA IP User Guide.
F-Tile JESD204B IP Parameters Values
Wrapper Options Both Base and PHY
Data Path
  • Receiver
  • Transmitter
  • Duplex
JESD204B Subclass 1
Data Rate

Any valid value1

PCS Option Enabled Soft PCS
Bonding Mode
  • Bonded
  • Non-bonded
PLL/CDR Reference Clock Frequency Any valid value
System PLL Frequency Data rate/20
Enable Bit Reversal and Byte Reversal Any valid value
Enable Transceiver Dynamic Reconfiguration

Any valid value
L
  • 1
  • 2
  • 4
  • 62
  • 8
M
  • 1
  • 2
  • 33
  • 4
  • 8
  • 16
  • 32
Enable manual F configuration
  • No
  • Yes only for the following configuration:

    L=8, M=8, F=8, S=5, N’=12, N=12
F
  • Auto calculated
  • Manual F configuration only allowed for the following configuration:

    L=8, M=8, F=8, S=5, N’=12, N=12
N Integer, range 12 – 16
N’
  • 16
  • 12 only for the following configurations:
    • L=8, M=8, F=8, S=5, N=12
    • F=3, N’=12, N=12
S Any valid value
K Any valid value
Enable Scramble (SCR) Any valid value
CS Integer, range 0 – 3
CF 0
High Density User Data Format (HD)
  • 0
  • 1 only for F=1
Enable Error Code Correction (ECC_EN) Any valid value
Related Information
1 Refer to F-Tile JESD204B Intel® FPGA IP User Guide for more details on maximum and minimum data rates for your target device.
2 L=6 is only allowed when F=1.
3 M=3 is only allowed for L=6.
Level Two Title